

L9219A/G Low-Cost Line Interface with Reverse Battery and Dual Current Limit

Features

- Basic forward/reverse battery SLIC functionality at a low cost
- Pin compatible with Legerity L9217 and L9218 SLICs
- Low active power (typical 138 mW during on-hook transmission)
- Low-power scan mode for low-power, on-hook power dissipation (52 mW typical)
- Distortion-free, on-hook transmission
- Convenient operating states:
 - Forward active-low current limit
 - Forward active-high current limit
 - Reverse active-low current limit
 - Reverse active-high current limit
 - Low-power scan

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGN

- Disconnect (high impedance)
- Minimal external components required
- Two gain options to optimize the codec interface
- Adjustable supervision functions:
 - Off-hook detector with hysteresis
 - Ring trip detector
- Logic controlled high and low current limit
- Ramped rate of battery reversal
- Thermal protection with thermal shutdown indication

Description

This general-purpose electronic subscriber loop interface circuit (SLIC) is optimized for low cost, while still providing a satisfactory set of features. This part is a pin-for-pin replacement for the Legerity L9217 and L9218 SLICs.

The L9219 requires a 5 V power supply and single battery to operate. This device offers forward and reverse battery operation. The rate of battery reversal may be ramped to meet international requirements. Additionally, a low-power scan mode, wherein all circuitry except the off-hook supervision is shut down to conserve power, is available.

The dc current limit may be programmed via a single external resistor. Via the logic table, the current limit may be increased a nominal 42% above the value set by the IPROG resistor, giving the user a high-low current limit option.

Device overhead is fixed and is adequate for 3.14 dBm into 900 Ω of on-hook transmission.

Both the loop supervision and ring trip supervision functions are offered with user-controlled thresholds via external resistors.

The L9219 is offered with a receive gain that is optimized for interface to a first-generation type codec (L9219A). It is also offered with a gain option that is optimized for interface to a third- or fourth-generation type codec (L9219G). In both cases, minimizing external components required at this interface.

Data control is via a parallel data control scheme.

The device is available in a 28-pin PLCC package. It is built by using a 90 V complementary bipolar (CBIC) process.

Document ID# 080972 Date: Oct 31, 2002
Rev: A Version: 1
Distribution: Public


Table of Contents

	Contents	Page	Figure 6. Longit
	Factures	4	Figure 8. RFI R
	Features		Figure 9. Longit
	Description		Figure 10. ac G
	Pin Information		Figure 11. Basic
	Functional Description		Usin
	Absolute Maximum Ratings		Figure 12. Basic
	Recommended Operating Conditions		Usin
٦	Electrical Characteristics		Figure 13. Loop
_	Ring Trip Requirements		Figure 14. Off-F
	Test Configurations		Figure 15. Ring
븻	Applications		Equi
	dc Applications		Figure 16. ac E
r	Battery Feed		Figure 17. Inter
7	Current Limit		Code
_	Overhead Voltage		Figure 18. Inter
7	Rate of Battery Reversal		Code
\vec{a}	Loop Range		Code
Ē	Ring Trip Detection		
Ш	Off-Hook Detection		Tables
\geq	Longitudinal Balance		Tables
\geq	ac Design		Table 4 Die De
	Codec Types		Table 1. Pin De
S	ac Interface Network		Table 2. Input S
7	Receive Interface	22	Table 3. Superv
Ť	Example 1: Real Termination		Table 4. Power
	(First-Generation Codec)	23	Table 5. 2-Wire
7	Example 2: Complex Termination		Table 6. Analog
-	(First-Generation Codec)		Table 7. ac Fee
7	Power Derating	27	Table 8. Logic I
5	Pin-for-Pin Compatibility with L9217/18	27	Table 9. 200 Ω
	PCB Layout Information		Codec
ĭ	Outline Diagram		Table 10. Parts
	28-Pin PLCC		Circui
>	Ordering Information	29	Table 11. Parts
<u>`</u>			Circui
Z			Table 12. FB1/F
7	Figures	Page	Time.
	Figure 1. Functional Diagram		
	Figure 2. 28-Pin PLCC		
	Figure 3. Ring Trip Circuits		7
	Figure 4. L9219 Basic Test Circuit	13	
Z	Figure 5 Metallic PSRR	13	

Figure 6. Longitudinal PSRRFigure 7. Longitudinal BalanceFigure 8. RFI Rejection	14
Figure 9. Longitudinal Impedance	
Figure 10. ac Gains	
Figure 11. Basic Loop Start Application Circuit	
Using T7504-Type Codec	15
Figure 12. Basic Loop Start Application Circuit	
Using T8536-Type Codec	
Figure 13. Loop Current vs. Loop Voltage	
Figure 14. Off-Hook Detection Circuit	20
Figure 15. Ring Trip Equivalent Circuit and	
Equivalent Application	
Figure 16. ac Equivalent Circuit	
Figure 17. Interface Circuit Using First-Generation	
Codec (±5 V Battery) Figure 18. Interface Circuit Using First-Generation	
Codec (5 V Only Codec)	011 26
Codec (5 v Only Codec)	20
Tables	Page
Table 1. Pin Descriptions	4
Table 1. Pin Descriptions Table 2. Input State Coding	4 6
Table 1. Pin Descriptions	4 6 6
Table 1. Pin Descriptions	4 6 6
Table 1. Pin Descriptions	4 6 6 8 9
Table 1. Pin Descriptions Table 2. Input State Coding Table 3. Supervision Coding Table 4. Power Supply Table 5. 2-Wire Port Table 6. Analog Pin Characteristics Table 7. ac Feed Characteristics	4 6 8 9 10
Table 1. Pin Descriptions Table 2. Input State Coding Table 3. Supervision Coding Table 4. Power Supply Table 5. 2-Wire Port Table 6. Analog Pin Characteristics Table 7. ac Feed Characteristics Table 8. Logic Inputs and Outputs	4 6 8 9 10
Table 1. Pin Descriptions	4 6 8 9 10 11 12
Table 1. Pin Descriptions	4 6 8 9 10 11 12
Table 1. Pin Descriptions	4 6 8 9 10 11 12 n
Table 1. Pin Descriptions	4 6 8 9 10 11 12 n
Table 1. Pin Descriptions	
Table 1. Pin Descriptions	

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

Description (continued)



12-3557 (F).c

Figure 1. Functional Diagram

Pin Information




Figure 2. 28-Pin PLCC

(0				4	3	2 1 28	27 2	26	
Ž			R	CVP 5		•		25 VTX	
<u>S</u>			R	CVN 6				24 TXI	
DE			L	СТН 🔲 7				23 VITR	
≥									
Z			DC	OUT 8		28-PIN PLCC		22 NSTAT	
B				VBAT 9				21 NC	
ED				PR 10				20 RTSP	2-
9									
M				CF2 11				19 RTSN)
\leq				12	13	14 15 16	17 1	18	
O				CF1	B2	B1 B0 AGND	BGND	包	
Ж Ш				Ŭ		AG	BG		
									40 0FF0 (F)
								Co	12-3558 (F)
NON					Figi	ure 2. 28-Pin PL	_cc	5	12-3558 (F)
IS NOT					Figi	ure 2. 28-Pin PL	-cc	KS	12-3538 (F)
IGNS NOT RECOMMENDED FOR NEW DESIGNS	Table 1.	. Pin Desc	riptions	5	Fig	ure 2. 28-Pin Pl	-cc	35	12-3538 (F)
_	Table 1.	. Pin Desc					Description		
DESI				Current-Limi	t Progra	m Input. A resis	Description to DCO	UT sets the do	c current limit of the
DESI	PLCC	Symbol		Current-Limit device. The va	t Progra	Im Input. A resis	Description to DCO	UT sets the do	
_	PLCC	Symbol		Current-Limit device. The value (see state tab	it Progra alue of co le for add	m Input. A resis urrent limit set vi ditional detail).	Description stor to DCO a this resist	UT sets the do tor may be inc	c current limit of the
DESI	PLCC 1	Symbol IPROG FB2		Current-Limit device. The variety see state tab Polarity Revetery reversal.	it Progra alue of co ole for add ersal Slo	Im Input. A resis urrent limit set vi ditional detail). wdown. Conne	Description stor to DCO at this resist	UT sets the dot tor may be inc	c current limit of the reased via logic control control the rate of bat-
DESI	PLCC 1	Symbol IPROG		Current-Limit device. The varies (see state tab Polarity Reversal.	it Progra alue of co ole for add ersal Slo	Im Input. A resis urrent limit set vi ditional detail). wdown. Conne	Description stor to DCO at this resist	UT sets the dot tor may be inc	c current limit of the reased via logic control
D FOR NEW DESIGNATION	PLCC 1	Symbol IPROG FB2 FB1		Current-Limit device. The varies (see state tab Polarity Revetery reversal. Polarity Revetery reversal.	it Progra alue of co le for add ersal Slo ersal Slo	Im Input. A resis urrent limit set vi ditional detail). wdown. Conne	Description stor to DCO at this resist	UT sets the dot tor may be inc	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESIGNATION	1 2 3	Symbol IPROG FB2		Current-Limit device. The varies (see state tab Polarity Reversal. Polarity Reversal. Polarity Reversal. 5 V Power Surreceive ac S	it Progra alue of co ele for add ersal Slo ersal Slo upply. Signal In	Im Input. A resis urrent limit set vi ditional detail). owdown. Conne owdown. Conne	Description stor to DCO a this resist	UT sets the dotor may be income to ground to to ground to	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESIGNATION	PLCC 1 2 3 4 5	FB2 FB1 Vcc RCVP		Current-Limit device. The varieties (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Surreceive ac Significant differential vol	it Progra alue of co le for add ersal Slo ersal Slo ersal Slo ersal Slo ersal Slo ersal Slo	Im Input. A resist urrent limit set viditional detail). wdown. Connections wdown. Connections wdown. Connections	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESI	PLCC 1 2 3	Symbol IPROG FB2 FB1 Vcc		Current-Limit device. The varieties (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Surreceive ac Significant differential vol	it Progra alue of co ole for add ersal Slo ersal Slo ersal Slo ersal Inq ltage on	Im Input. A resist urrent limit set viditional detail). wdown. Conne wdown. Conne put (Noninverting).	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESIGNATION	PLCC 1 2 3 4 5	FB2 FB1 Vcc RCVP		Current-Limit device. The varies (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Sureceive ac Sufferential vol	it Progra alue of co ole for add ersal Slo ersal Slo ersal Slo ersal Inq ltage on	Im Input. A resist urrent limit set viditional detail). wdown. Conne wdown. Conne put (Noninverting).	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESIGNATION	PLCC 1 2 3 4 5	FB2 FB1 Vcc RCVP		Current-Limit device. The varies (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Sureceive ac Sufferential vol	it Progra alue of co ole for add ersal Slo ersal Slo ersal Slo ersal Inq ltage on	Im Input. A resist urrent limit set viditional detail). wdown. Conne wdown. Conne put (Noninverting).	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESIGNATION	PLCC 1 2 3 4 5	FB2 FB1 Vcc RCVP		Current-Limit device. The varies (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Sureceive ac Significant devolution of the control of t	it Progra alue of co ole for add ersal Slo ersal Slo ersal Slo ersal Inq ltage on	Im Input. A resist urrent limit set viditional detail). wdown. Conne wdown. Conne put (Noninverting).	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-
D FOR NEW DESIGNATION	PLCC 1 2 3 4 5	FB2 FB1 Vcc RCVP		Current-Limit device. The varies (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Sureceive ac Significant devolution of the control of t	it Progra alue of co ole for add ersal Slo ersal Slo ersal Slo ersal Inq ltage on	Im Input. A resist urrent limit set viditional detail). wdown. Conne wdown. Conne put (Noninverting).	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-
OR NEW DESI	PLCC 1 2 3 4 5	FB2 FB1 Vcc RCVP		Current-Limit device. The varies (see state tab Polarity Revetery reversal. Polarity Revetery reversal. 5 V Power Sureceive ac Significant devolution of the control of t	it Progra alue of co ole for add ersal Slo ersal Slo ersal Slo ersal Inq ltage on	Im Input. A resist urrent limit set viditional detail). wdown. Conne wdown. Conne put (Noninverting).	Description stor to DCO in this resist ct a capacit ct a capacit ct a capacit mg). This hi	OUT sets the dottor may be incitor to ground to	c current limit of the reased via logic control control the rate of bat-

Pin Information (continued)

Table 1. Pin Descriptions (continued)

PLCC	Symbol	Type	Description
7	LCTH	I	Loop Closure Threshold Input . Connect a resistor to DCOUT to set off-hook threshold.
8	DCOUT	0	dc Output Voltage . This output is a voltage that is directly proportional to the absolute value of the differential tip/ring current.
9	V_{BAT}	_	Battery Supply. Negative high-voltage power supply.
10	PR	I/O	Protected Ring. The output of the ring driver amplifier and input to loop sensing circuitry. Connect to the loop through overvoltage protection.
11	CF2	_	Filter Capacitor 2. Connect a 0.1 μ F capacitor from this pin to AGND.
12	CF1		Filter Capacitor 1. Connect a 0.47 μF capacitor from this pin to pin CF2.
13	B2	_	State Control Input. B0, B1, and B2 determine the state of the SLIC. See Table 2. Pin B2 has internal pull-down.
14	B1	_	State Control Input. B0, B1, and B2 determine the state of the SLIC. See Table 2. Pin B1 has internal pull-down.
15	B0	I	State Control Input. B0, B1, and B2 determine the state of the SLIC. See Table 2. Pin B0 has internal pull-down.
16	AGND	_	Analog Signal Ground.
17	BGND	_	Battery Ground. Ground return for the battery supply.
18	PT	I/O	Protected Tip. The output of the tip driver amplifier and input to loop sensing circuitry. Connect to loop through overvoltage protection.
19	RTSN	I	Ring Trip Sense Negative. Connect this pin to the ringing generator signal through a high-value resistor.
20	RTSP	I	Ring Trip Sense Positive. Connect this pin to the ring relay and the ringer series resistor through a high-value resistor.
21	NC	_	No Connect.
22	NSTAT	0	Ring Trip Detector Output/Loop Detector Output. When low, this logic output indicates that ringing is tripped or that an off-hook condition exists.
23	VITR	0	ac Output Voltage. The voltage at this point is directly proportional to the differential tip/ring current.
24	TXI	I	ac/dc Separation. Connect a 0.1 μF capacitor from this point to VTX.
25	VTX	0	ac and dc Output Voltage. This output is a voltage that is directly proportional to the differential tip/ring current.
26	TG		Transmit Gain. Connect an 8.06 kΩ from TG to VTX to set the transmit gain of the SLIC.
27	TSD	0	Thermal Shutdown. When high, this logic output indicates the device is in thermal shutdown.
28	NC) —	No Connect.

Functional Description

Table 2. Input State Coding

Γ	B0	B1	B2	State/Definition
(0)	1	1	1	Powerup, Forward Battery. Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled. Current limit is set per RPROG resistor.
SIGNS	1	0	1	Powerup, Reverse Battery. Normal talk and battery feed state. Pin PT is negative with respect to PR. On-hook transmission is enabled. Current limit is set per RPROG resistor.
DE	1	1	0	Powerup, Forward Battery, High Current Limit. Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled. Current limit is a nominal 1.4 times higher than setting per RPROG resistor.
NEW	1	0	0	Powerup, Reverse Battery, High Current Limit. Normal talk and battery feed state. Pin PT is negative with respect to PR. On-hook transmission is enabled. Current limit is a nominal 1.4 times higher than setting per RPROG resistor.
FOR	0	1	1	Low-Power Scan. Except for off-hook detection, all circuits are shut down to conserve power. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.
ED	0	0	1	Disconnect. The tip and ring amplifiers are turned off, and the SLIC goes to a high-impedance state (>100 k Ω). Supervision outputs read on hook. Device will power up in this state.
END	0	0	0	Disconnect. The tip and ring amplifiers are turned off, and the SLIC goes to a high-impedance state (>100 k Ω). Supervision outputs read on hook. Device will power up in this state.
MM	0	1	0	Low-Power Scan. Except for off-hook suppression, all circuits are shut down to conserve power. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.
ECO	Table	3. Sı	uperv	rision Coding
α				NSTAT TSD
NOT				ring trip. 0 = Normal device operation. d no ring trip. 1 = Device is in thermal shutdown.
SN				
SIG				
/ DE				
NEW DESIGNS				0,0
R				20,0,0
DF				
NDE				50 × 7 + 2"
ME				
NOT RECOMMENDED FO				
ZEC				
TC				
Ž				

Table 3. Supervision Coding

	NSTAT		TSD
5	0 = off-hook or ring trip.	C	= Normal device operation.
	1 = on-hook and no ring trip.	1	= Device is in thermal shutdown.



Absolute Maximum Ratings (at TA = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Тур	Max	Unit
5 V Power Supply	Vcc	_	_	7.0	V
Battery (Talking) Supply	VBAT	_	_	– 75	V
Logic Input Voltage	_	-0.5	<u> </u>	7.0	V
Analog Input Voltage	_	-7.0		7.0	V
Maximum Junction Temperature	Тл	150	V	_	°C
Storage Temperature Range	Tstg	-40	\ \ _	125	°C
Relative Humidity Range	Rн	5	_	95	%
Ground Potential Difference (BGND to AGND)	_	1-1	±3	_	V
PT or PR Fault Voltage (dc)	Vpt, Vpr	VBAT – 5	_	3	V
PT or PR Fault Voltage (10 x 1000 μs)	VPT, VPR	VBAT – 15	0-	15	V
Current into Ring Trip Inputs	IRTSP, IRTSN		±240	_	μΑ

Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are the following:

- 1. An inductor connected to tip and ring can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters.
- 2. Inductance in the VBAT lead could resonate with the VBAT filter capacitor to cause a destructive overvoltage.

Recommended Operating Conditions

Parameter		Min	Тур	Max	Unit
Ambient Temperature		-40	_	85	°C
Vcc Supply Voltage	N	4.75	5.0	5.25	V
VBAT Supply Voltage		-24	-4 8	- 70	V

Electrical Characteristics

Minimum and maximum values are testing requirements in the temperature range of 25 °C to 85 °C and battery range of –24 V to –70 V. These minimum and maximum values are guaranteed to –40 °C based on component simulations and design verification of samples, but devices are not tested to –40 °C in production. The test circuit shown in Figure 4 is used, unless otherwise noted. Positive currents flow into the device.

Typical values are characteristics of the device design at 25 °C based on engineering evaluations and are not part of the test requirements. Supply values used for typical characterization are Vcc = 5.0 V, VBAT = -48 V, unless otherwise noted.

Table 4. Power Supply

>	Parameter	Min	Тур	Max	Unit
OR NE	Power Supply—Powerup, No Loop Current: Icc IBAT (VBAT = -48 V) Power Dissipation (VBAT = -48 V)	=	4.6 -2.4 138	5.6 -2.7 158	mA mA mW
ED F(Power Supply—Scan, No Loop Current:	3	2.8	3.8	mA
NDI	IBAT (VBAT = -48 V) Power Dissipation (VBAT = -48 V)		-0.8 52	–1.0 67	mA mW
OMME	Power Supply—Disconnect, No Loop Current: Icc IBAT (VBAT = -48 V) Power Dissipation (VBAT = -48 V)		1.6 -0.12 14		mA mA mW
OT REC	Power Supply Rejection 500 Hz to 3 kHz (See Figure 5 and Figure 6) ¹ : Vcc VBAT	30 40			dB dB
Z	Thermal Protection Shutdown (Tjc) ³	150	165		°C
DESIGNS	Thermal Resistance, Junction to Ambient (θ_{JA}) ^{2, 3} : Natural Convection 2S2P Board Natural Convection 2S0P Board Wind Tunnel 100 Linear Feet per Minute (LFPM) 2S2P Board Wind Tunnel 100 Linear Feet per Minute (LFPM) 2S0P Board	5 <u>-</u> -	30 43 27 36		°C/W °C/W °C/W °C/W

- 1. This parameter is not tested in production. It is guaranteed by design and device characterization.
- 2. Careful thermal design as a function of maximum battery, loop length, maximum ambient temperature package thermal resistance, airflow,
 PCB board layers, and other related parameters must ensure that thermal shutdown temperature is not exceeded under normal use conditions.
 - 3. Airflow, PCB board layers, and other factors can greatly affect this parameter.



Table 5. 2-Wire Port

Parameter	Min	Тур	Max	Unit
Tip or Ring Drive Current = dc + Longitudinal + Signal Currents	80	_	_	mA
Signal Current	15	_		mArms
Longitudinal Current Capability per Wire ¹	8.5	15	_	mArms
dc Loop Current Limit ² : Allowed Range Including Tolerance ³ Accuracy (RLOOP = 100 Ω , VBAT = -48 V)	15 —	±5	45 —	mA %
Powerup Open Loop Voltage Levels: Common-mode Voltage Differential Voltage VBAT = -48 V ⁴ (Gain = 2) Differential Voltage VBAT = -48 V ⁴ (Gain = 7.86)	— Vват + 7.5 Vват + 8.0	VBAT/2 VBAT + 6.5 VBAT + 6.5	— Vват + 5.9 Vват + 5.9	V V V
Disconnect State: Leakage	4/	10	150	μΑ
dc Feed Resistance (for ILOOP below regulation level) (does not include protection resistor)	O'	70	100	Ω
Loop Resistance Range (–3.17 dBm overload into 900 Ω ; not including protection): ILOOP = 20 mA at VBAT = –48 V	1800) —	_	Ω
Longitudinal to Metallic Balance—IEEE® Std. 455 (See Figure 7) ⁵ : 200 Hz to 3400 Hz	58	61	_	dB
Metallic to Longitudinal Balance (open loop): 200 Hz to 4 kHz	40	_	_	dB
RFI Rejection (See Figure 8) 3 , 0.5 Vrms, 50 Ω Source, 30% AM Mod 1 kHz: 500 kHz to 100 MHz		<u> </u>	 _45	— dBV

- 1. The longitudinal current is independent of dc loop current.
- 2. Current-limit ILIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting begins (see Figure 13).
- 3. This parameter is not tested in production. It is guaranteed by design and device characterization.
- 4. Specification is reduced to |VBAT1 + 10.5 V| minimum when VBAT1 = -70 V at 85 °C.
- 5. Longitudinal balance of circuit card will depend on loop series protection resistor matching and magnitude. More information is available in the Applications section of this document.

Table 6. Analog Pin Characteristics

Parameter	Min	Тур	Max	Unit
Differential PT/PR Current Sense (DCOUT): Gain (PT/PR to DCOUT) Offset Voltage at ILOOP = 0	121 –100	125 —	129 100	V/A mV
Loop Closure Detector Threshold (RLCTH = 22.1 kΩ) ¹ : On-hook to Off-hook Threshold (scan mode) Off-hook to On-hook Threshold (active mode)	8.8 6.0		13.6 10.2	mA mA
Ring Trip Comparator: Input Offset Voltage ² Internal Voltage Source Current at Input RTSP ³	 _9.1 In – 0.5	±10 -8.6 IN	-8.1 In + 0.6	mV V μA
RCVN, RCVP: Input Bias Current Input Resistance		-0.2 1	Q=1	μ Α ΜΩ




Table 7. ac Feed Characteristics

Parameter	Min	Тур	Max	Unit
ac Termination Impedance ¹	150	_	1300	Ω
Longitudinal Impedance at PT/PR ²	_	0	_	Ω
Total Harmonic Distortion—200 Hz to 4 kHz ² : Off-hook On-hook	_ _		0.3 1.0	% %
Transmit Gain, f = 1 kHz (PT/PR to VITR) (current limit)	-391	-403	-4 15	V/A
L9219A, Open Loop: Receive + Gain, f = 1 kHz (RCVP to PT/PR) ³ Receive – Gain, f = 1 kHz (RCVN to PT/PR) ³ L9219G, Open Loop:	7.62 -7.62	7.86 -7.86	8.09 -8.09	
Receive + Gain, f = 1 kHz (RCVP to PT/PR) ⁴ Receive – Gain, f = 1 kHz (RCVN to PT/PR) ⁴	1.94 -1.94	2.00 -2.00	2.06 -2.06	
Gain vs. Frequency (transmit and receive) (600 Ω termination; reference 1 kHz²): 200 Hz to 300 Hz 300 Hz to 3.4 kHz 3.4 kHz to 16 kHz 16 kHz to 266 kHz	-1,00 -0.3 -3.0	0.0 0.0 -0.1 —	0.05 0.05 0.3 2.5	dB dB dB dB
Gain vs. Level (transmit and receive)(reference 0 dBV ²): –55 dB to +3 dB	-0.05	0	0.05	dB
2-wire Idle-channel Noise (600 Ω termination): Psophometric ² C-message 3 kHz Flat ²	9	-87 2 10	–77 12 20	dBmp dBrnC dBrn
Transmit Idle-channel Noise: Psophometric ² C-message 3 kHz Flat ²	(S)	–82 7 15	–77 12 20	dBmp dBrnC dBrn

^{1.} With a first-generation codec, this parameter is set by external components. Any complex impedance R1 + R2 \parallel C between 150 Ω and 1300 Ω can be synthesized. With a third-generation codec, this parameter is set by a codec or by a combination of a codec and an external network.

- 2. This parameter is not tested in production. It is guaranteed by design and device characterization.
- 3. Use this gain option with a first-generation or third-generation codec.
- 4. Use this gain option with an Legerity third-generation codec.



Table 8. Logic Inputs and Outputs

All outputs are open collectors with internal, 30 $k\Omega$ pull-down resistor. Input pins have internal pull-down or some method to power up in the disconnect state.

			Тур	Max	Unit
Input Voltages: Low Level (permissible range) High Level (permissible range)	VIL VIH	-0.5 2.0	0.4 2.4	0.7 Vcc	V
Input Currents: Low Level (Vcc = 5.25 V, Vı = 0.4 V) High Level (Vcc = 5.25 V, Vı = 2.4 V)	lıL lıн	0 +10	+4 +24	+10 +50	μ Α μ Α
Output Voltages (open collector with internal pull-up resistor): Low Level (Vcc = 4.75 V, IoL = 200 μA) High Level (Vcc = 4.75 V, IoH = -20 μA)	Vol Voh	0 2.4	0.2 —	0.4 Vcc	V

Ring Trip Requirements

- Ringing signal:
 - Voltage, minimum 35 Vrms, maximum 100 Vrms.
 - Frequency, 17 Hz to 33 Hz.
 - Crest factor, 1.2 to 1.6.
- Ring trip:
 - \leq 100 ms (typical).
- Pretrip:

. 0 N

NOT RECOMMENDED FOR NEW DESIGNS

— The circuits in Figure 3 will not cause ring trip.




Figure 3. Ring Trip Circuits

Test Configurations




Figure 4. L9219 Basic Test Circuit





Figure 5. Metallic PSRR


Figure 6. Longitudinal PSRR

12-3559C (F)

Test Configurations (continued)




12-2584 (F).c



12-2585 (F).a

Figure 7. Longitudinal Balance



Vs = 0.5 Vrms 30% AM 1 kHz modulation, f = 500 kHz—1 MHz device in powerup mode, 600 Ω termination.

Figure 8. RFI Rejection

Figure 9. Longitudinal Impedance




Figure 10. ac Gains

Applications

A basic loop start reference circuit, using bused ringing with the L9219 SLIC and the T7504 first-generation codec, is shown in Figure 11. This circuit is designed for a 200 Ω + 680 Ω || 0.1 μ F complex termination impedance and transhybrid. Transmit gain is set at 0 dBm and receive gain is set at -7 dBm.




Figure 11. Basic Loop Start Application Circuit Using T7504-Type Codec

Table 9 shows the design parameters of the application circuit shown in Figure 11. Components that are adjusted to program these values are also shown.

Table 9. 200 Ω + 680 Ω || 0.1 μ F First-Generation Codec Design Parameters

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	Rьстн
dc Loop Current Limit	25 mA	Rprog
2-wire Signal Overload Level	3.14 dBm	_
ac Termination Impedance	$200~\Omega+680~\Omega\parallel0.1~\mu\text{F}$	Rt1, Rgp, Rrcv, Rgp1, Rgs, Cgs
Hybrid Balance Line Impedance	200 Ω + 680 Ω \parallel 0.1 μ F	Rнв1
Transmit Gain	0 dBm	Rt2, Rx, Rn1, Rn2, Cn
Receive Gain	–7 dBm	Rrcv, Rgp, Rt1

RECOMMENDED FOR NEW DESIGNS

Table 10. Parts List for Loop Start Application Circuit Using T7504-Type Codec

Name	Value	Function	
Integrated Circuits	•	•	
SLIC	L9219	Subscriber loop interface circuit (SLIC).	
Protector	Legerity L7591	Secondary protection.	
Ringing Relay	Legerity L7581/2/3 or EMR	Switches ringing signals.	
Codec	T7504	First-generation codec.	
Overvoltage Protect	ion		
Rрт	50 Ω, Fusible	Protection resistor.	
Rpr	50 Ω, Fusible	Protection resistor.	
Power Supply			
Сват1	0.1 μF, 20%, 100 V	VBAT filter capacitor.	
Ccc	0.1 μF, 20%, 10 V	Vcc filter capacitor.	
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.	
CF2	0.1 μF, 20%, 100 V	With CF1, improves idle-channel noise.	
dc Characteristics			
Rprog	35.7 kΩ, 1%, 1/16 W	Set low current limit.	
ac Characteristics	1		
Св1	0.47 μF, 20%, 10 V	ac/dc separation capacitor.	
C _{B2}	0.47 μF, 20%, 10 V	ac/dc separation capacitor.	
Св	0.1 μF, 20%, 10 V	dc blocking capacitor.	
R _{T1}	71.5 kΩ, 1%, 1/16 W	With Rgp and Rrcv, sets ac termination impeda	
Rrcv	137 kΩ, 1%, 1/16 W	With RGP and RT1, sets receive gain.	
Rgp	30.1 kΩ, 1%, 1/16 W	With RT1 and RRCV, sets ac termination impedar	
		and receive gain.	
RT2	80.6 kΩ, 1%, 1/16 W	With Rx, sets transmit gain in codec.	
Rx	158 kΩ, 1%, 1/16 W	With RT2, sets transmit gain in codec.	
Rнв1	357 kΩ, 1%, 1/16 W	Sets hybrid balance.	
Cgs	6.8 nF, 10%, 10 V	With Ros, provides gain shaping for termination	
		impedance matching.	
Rgs	2.37 kΩ, 1%, 1/16 W	With Cos, provides gain shaping for termination	
		impedance matching.	
R _{GP1}	8.06 kΩ, 1%, 1/16 W	Sets dc transmit gain of SLIC.	
Cn	0.1 nF, 20%, 10 V	With R _{N1} and R _{N2} high frequency compensation	
R _{N1}	143 kΩ, 1%, 1/16 W	With C _N and R _{N2} high frequency compensation.	
R _{N2}	18.2 kΩ, 1%, 1/16 W	With R _{N1} and C _N high frequency compensation.	
Supervision			
RLCTH	22.1 kΩ, 1%, 1/16 W	Sets loop closure (off-hook) threshold.	
RTS1	402 Ω, 5%, 2 W	Ringing source series resistor.	
CRTS1	0.015 μF, 20%, 10 V	With RTSN, RTSP, forms filter pole.	
Rtsn	3.32 MΩ, 1%, 1/16 W	With RTSP, sets threshold.	
	2.94 MΩ, 1%, 1/16 W	With Crts1, Rtsn, sets threshold.	

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

Applications (continued)

A basic loop start reference circuit, using bused ringing with the L9219 SLIC and the T8536 third-generation codec, is shown in Figure 12.





Figure 12. Basic Loop Start Application Circuit Using T8536-Type Codec

Table 11. Parts List for Loop Start Application Circuit Using T8536-Type Codec

Name	Value	Function		
Integrated Circuits				
SLIC	L9219	Subscriber loop interface circuit (SLIC).		
Protector	Legerity L7591	Secondary protection.		
Ringing Relay	Legerity L7581/2/3 or EMR	Switches ringing signals.		
Codec	T8536	Third-generation codec.		
Overvoltage Protect	tion			
RPT	50 Ω, Fusible	Protection resistor.		
RPR	50 Ω, Fusible	Protection resistor.		
Power Supply				
Сват1	0.1 μF, 20%, 100 V	VBAT filter capacitor.		
Ccc	0.1 μF, 20%, 10 V	Vcc filter capacitor.		
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.		
CF2	0.1 μF, 20%, 100 V	With CF1, improves idle-channel noise.		
dc Characteristics				
RPROG	35.7 kΩ, 1%, 1/16 W	Set low current limit.		
ac Characteristics				
Св1	0.1 μF, 20%, 10 V	ac/dc separation capacitor.		
Св	0.1 μF, 20%, 10 V	dc blocking capacitor.		
R _{GP1}	8.06 kΩ, 1%, 1/16 W	Sets dc transmit gain of SLIC.		
RCIN	20 MΩ, 5%, 1/16 W	dc bias.		
Supervision		V .01.6		
Rьстн	22.1 kΩ, 1%, 1/16 W	Sets loop closure (off-hook) threshold.		
RTS1	510 Ω, 5%, 2 W	Ringing source series resistor.		
CRTS1	0.015 μF, 20%, 10 V	With RTSN and RTSP, forms second 2 Hz filter pole.		
RTSN	3.4 MΩ, 1%, 1/16 W	With RTSP, sets threshold.		
RTSP	2.94 MΩ, 1%, 1/16 W	With RTSN, sets threshold.		
7				
_				
_				
Z				



dc Applications

Battery Feed

The dc feed characteristic can be described by:

$$V_{T/R} = \frac{(|V_{BAT}| - V_{OH}) \times RL}{RL + 2RP + Rdc}$$

$$I_L = \frac{|V_{BAT}| - V_{OH}}{R_L + 2R_P + R_{dG}}$$

where:

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

I_L = dc loop current.


 $V_{T/R}$ = dc loop voltage.

|VBAT| = battery voltage magnitude.

Voh = overhead voltage. This is the difference between the battery voltage and the open loop tip/ring voltage.

R_L = loop resistance, not including protection resistors. R_P = protection resistor value.

Rdc = SLIC internal dc feed resistance.



Notes: $V_{BAT} = -48 \text{ V}.$

ILIM = 22 mA.

 $R_{dc1} = 80 \Omega$

Figure 13. Loop Current vs. Loop Voltage

Starting from the on-hook condition and going through to a short circuit, the curve passes through the following two regions:

Region 1: On-hook and low loop currents. The slope corresponds to the dc resistance of the SLIC, Rdc1 (default is 70 Ω typical). The open circuit voltage is the battery voltage minus the overhead voltage of the device, VoH (default is 6.5 V typical). These values are suitable for most applications, but can be adjusted if needed. For more information, see the sections entitled Adjusting dc Feed Resistance and Adjusting Overhead Voltage.

Region 2: Current limit. The dc current is limited to a starting value determined by external resistor Rprog, the logic table, an internal current source, and the gain from tip/ring to pin VITR.

Current Limit

With the logic inputs set to 11 (a low current limit active state), current limit with a 100 Ω load is given by the following:

$$0.637 \text{ RPROG}(k\Omega) + 2 \text{ mA} = \text{ILIM } x \text{ (mA)}$$

Via the logic table, the current limit can be increased a nominal 42% from the value set by the RPROG resistor. The relationship between low current limit and high current limit is as follows:

$$\frac{ILIMIT(Low)}{ILIMIT(High)} = 0.7$$

Overhead Voltage

In order to drive an on-hook ac signal, the SLIC must set up the tip and ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage and is expressed as the following equation:

$$Voh = |VBAT| - (VPT - VPR)$$

Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The L9219 is automatically set at the factory to allow undistorted on-hook transmission of a 3.14 dBm signal into a 900 Ω loop impedance.

dc Applications (continued)

Rate of Battery Reversal

The rate of battery reversal is controlled or ramped by capacitors FB1 and FB2. A chart showing FB1/FB2 values versus typical ramp rate is given below. Leave FB1/FB2 open if it is not desired to ramp the rate of battery reversal.

Table 12. FB1/FB2 Values vs. Typical Ramp Time

CFB1/CFB2	Transition Time	CFB1/CFB2	Transition Time
0.01 μF	20 ms	1.22 μF	2.25 s
0.1 μF	220 ms	1.3 μF	2.5 s
0.22 μF	440 ms	1.4 μF	2.7 s
0.47 μF	900 ms	1.6 μF	3.2 s
1.0 μF	1.8 s		

Loop Range

The equation below can be rearranged to provide the loop range for a required loop current:

$$R_{L} = \frac{|V_{BAT}| - V_{OH}}{I_{L}} - 2R_{P} - R_{DC}$$

Off-Hook Detection

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. The loop closure detection threshold is set by resistor RLCTH. The supervision output bit (NSTAT) is high in an on-hook condition. The off-hook comparator goes low during an off-hook condition:

ITR (mA) =
$$0.4167 \text{ RLCTH } (k\Omega) - 1.9 \text{ mA ACTIVE}$$

off-hook to on-hook

ITR (mA) = 0.4167 RLCTH (
$$k\Omega$$
) + 2.7 mA SCAN on-hook to off-hook




Figure 14. Off-Hook Detection Circuit

Ring Trip Detection

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 15, along with its use in an application using unbalanced, battery-backed ringing.




Figure 15. Ring Trip Equivalent Circuit and Equivalent Application

Ring trip detection threshold is given by the following equation:

$$\frac{[\mathsf{RTSN}(\mathsf{M}\Omega) + 0.015 - \mathsf{RTSP}(\mathsf{M}\Omega)] \times [|\mathsf{VBAT}| - 8.6] \times 1000}{[\mathsf{RTSN}(\mathsf{M}\Omega) + 0.015] \times \mathsf{RS}}$$

The ring trip detector requires bias at either the RTSN or RTSP input. This bias is typically derived from the presence of the actual ring generator or the dc battery backing of the ring generator. If no bias is present at RTSN or RTSP the ring trip detector will indicate an off-hook condition, regardless of the state of the subscriber loop. The ring trip detector is active only during forward and reverse battery active states, so this condition will not be seen if the SLIC is in scan or disconnect modes.

If for some reason there are periods of time when the ring generator is not active, this false loop closure indication can be avoided by using an 18 M Ω pulldown from the talk battery to RTSP.


NOT RECOMMENDE

Longitudinal Balance

The SLIC is graded to certain longitudinal balance specifications. The numbers are guaranteed by testing (Figure 5 and Figure 8). However, for specific applications, the longitudinal balance may also be determined by termination

LB = 20 x log
$$\frac{(368 + RP) \times (368 + ZT - RP)}{368 \times (2 \times [ZT - 2 \times RP] \times \Delta + \epsilon)}$$

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS



ac Design

Codec Types

At this point in the design, the codec needs to be selected. The interface network between the SLIC and codec can then be designed. There are four key ac design parameters. Termination impedance is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. Transmit gain is measured from the 2-wire port to the PCM highway, while receive gain is done from the PCM highway to the transmit port. Finally, the hybrid balance network cancels the unwanted amount of the receive signal that appears at the transmit port.

Below is a brief codec feature summary.

First-Generation Codecs. These perform the basic filtering, A/D (transmit), D/A (receive), and μ -law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, 5 V only or ± 5 V operation, and μ -law/A-law selectability. These are available in single and quad designs. This type of codec requires continuous time analog filtering via external resistor/capacitor networks to set the ac design parameters. An example of this type of codec is the Legerity T7504 quad 5 V only codec.

This type of codec tends to be the most economical in terms of piece part price, but tends to require more external components than a third-generation codec. Furthermore, ac parameters are fixed by the external R/C network, so software control of ac parameters is difficult.

Third-Generation Codecs. This class of devices includes all ac parameters set digitally under microprocessor control. Depending on the device, it may or may not have data control latches. Additional functionality sometimes offered includes tone plant generation and reception, TTX generation, test algorithms, and echo cancellation. Again, this type of codec may be 5 V only or ± 5 V operation, single quad or 16-channel, and μ -law/A-law or 16-bit linear coding selectable. Examples of this type of codec are the Legerity T8535/6 (5 V only, quad, standard features), T8533/4 (5 V only, quad with echo cancellation), and the T8531/36 (5 V only 16-channel with self-test).

ac Interface Network

The ac interface network between the L9219 and the codec will vary depending on the codec selected. With a first-generation codec, the interface between the L9219 and codec actually sets the ac parameters. With a third-generation codec, all ac parameters are set digitally, internal to the codec; thus, the interface between the L9219 and this type of codec is designed to avoid overload at the codec input in the transmit direction, and to optimize signal-to-noise ratio (S/N) in the receive direction.

Receive Interface

Because the design requirements are very different with a first- or third-generation codec, the L9219 is offered with two different receive gains. Each receive gain was chosen to optimize, in terms of external components required, the ac interface between the L9219 and codec.

With a first-generation codec, the termination impedance is set by providing gain shaping through a feedback network from the SLIC VITR output to the SLIC RCVN/RCVP inputs. The L9219 provides a transconductance from T/R to VITR in the transmit direction and a single ended to differential gain in the receive direction from either RCVN or RCVP to T/R. Assuming a short from VITR to RCVN or RCVP, the maximum impedance that is seen looking into the SLIC is the product of the SLIC transconductance times the SLIC receive gain, plus the protection resistors. The various specified termination impedance can range over the voice band as low as 300 Ω up to over 1000 Ω . Thus, if the SLIC gains are too low, it will be impossible to synthesize the higher termination impedances. Furthermore, the termination that is achieved will be far less than what is calculated by assuming a short for SLIC output to SLIC input. In the receive direction, in order to control echo, the gain is typically a loss, which requires a loss network at the SLIC RCVN/RCVP inputs, which will reduce the amount of gain that is available for termination impedance. For this reason a high-gain SLIC is required with a first-generation codec.

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

Applications (continued)

ac Design (continued)

Receive Interface (continued)

With a third-generation codec, the line card designer has different concerns. To design the ac interface, the designer must first decide upon all termination impedance, hybrid balances, and transmission level points (TLP) requirements that the line card must meet. In the transmit direction, the only concern is that the SLIC does not provide a signal that is too hot and overloads the codec input. Thus, for the highest TLP that is being designed to, given the SLIC gain, the designer, as a function of voice band frequency, must ensure that the codec is not overloaded. With a given TLP and a given SLIC gain, if the signal will cause a codec overload, the designer must insert some sort of loss, typically a resistor divider, between the SLIC output and codec input.

In the receive direction, the issue is to optimize S/N. Again, the designer must consider all the considered TLPs. The idea is, for all desired TLPs, to run the codec at or as close as possible to its maximum output signal, to optimize the S/N. Remember noise floor is constant, so the hotter the signal from the codec, the better the S/N. The problem is, if the codec is feeding a

high-gain SLIC, either an external resistor divider is needed to knock the gain down to meet the TLP requirements, or the codec is not operating near maximum signal levels, thus compromising the S/N.

It appears the solution is to have a SLIC with a low gain, especially in the receive direction. This will allow the codec to operate near its maximum output signal (to optimize S/N), without an external resistor divider (to minimize cost).

Note also that some third-generation codecs require the designer to provide an inherent resistive termination via external networks. The codec will then provide gain shaping, as a function of frequency to meet the return loss requirements. Further stability issues may add external components or excessive ground plane requirements to the design.

To meet the unique requirements of both types of codecs, the L9219 offers two receive gain choices. These receive gains are mask-programmable at the factory and are offered as two different code variations. For interface with a first-generation codec, the L9219A is offered with a receive gain of 7.86. For interface with a third-generation codec, the L9219G is offered with a receive gain of 2. In either case, the transconductance in the transmit direction, or the transmit gain, is 403 Ω .

Example 1: Real Termination (First-Generation Codec)

ac equivalent circuits for real termination using a T7504 codec is shown in Figure 23.




Figure 16. ac Equivalent Circuit

NOT RECOMMENDED

ac Design (continued)

Example 1: Real Termination (First-Generation Codec) (continued)

The following design equations refer to the circuit in Figure 16. Use these to synthesize real termination imped-

Termination Impedance:

$$ZT = \frac{VT/R}{-IT/R}$$

$$ZT = 2RP + \frac{3168}{1 + \frac{RT3}{RGP} + \frac{RT3}{RRCV}}$$

$$g_{rcv} = \frac{V_{T/R}}{V_{fr}}$$

ance. Termination Impedance:
$$ZT = \frac{VT/R}{-IT/R}$$

$$ZT = 2RP + \frac{3168}{1 + \frac{RT3}{RGP} + \frac{RT3}{RRC}}$$

$$Receive Gain:$$

$$grcv = \frac{VT/R}{Vfr}$$

$$grcv = \frac{7.86}{\left(1 + \frac{RRCV}{RT3} + \frac{RRCV}{RGP}\right)\left(1 + \frac{ZT}{ZT/R}\right)}$$

$$Transmit Gain:$$

$$gtx = \frac{VGSX}{VT/R}$$

$$gtx = \frac{RX}{RT6} \times \frac{403}{ZT}$$

$$Hybrid Balance:$$

$$hbal = 20log \frac{VGSX}{VT/R}$$

$$g_{tx} = \frac{V_{GSX}}{V_{T/R}}$$

$$g_{tx} = \frac{Rx}{R_{T6}} \times \frac{403}{Z_{T}}$$

$$h_{bal} = 20log \frac{V_{GSX}}{V_{T/R}}$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The following expressions assume the test network is the same as the termination impedance:

$$R_{HB} = \frac{Rx}{g_{tx} \times g_{rcv}}$$

$$h_{bal} = 20log \left(\frac{Rx}{RHB} - gtx \times grcv \right)$$

ac Design (continued)

Example 2: Complex Termination (First-Generation Codec)

Below are design equations for complex termination (see Figure 17 and Figure 18).

$$Z_T = R_{T1} + R_{T2} || C_T$$

RT1 =
$$2RP + \frac{7.86}{201.2} \bullet \left(\frac{1}{1 + \frac{RT3}{RGP} + \frac{RT3}{RRCV}} - \frac{1}{1 + \frac{RN1}{RN2}} \right)$$
 RTGP || RTGS

$$R_{T2} = \frac{7.86}{201.2} \bullet \left(\frac{R_{TGP}/R_{TGS}}{1 + \frac{R_{T3}}{R_{GP}} + \frac{R_{T3}}{R_{RCV}}} + \frac{1}{1 + \frac{R_{N1}}{R_{N2}}} \right) R_{TGP} \parallel R_{TGS}$$

$$\frac{1}{C \text{T}} = \frac{7.86}{201.2} \left(\frac{1}{C_{N1}} \frac{R_{N2}}{(R_{N1} + R_{N2})^2} R_{TGP} \parallel R_{TGS} + \frac{1}{C_{TG}} \bullet \left(\frac{R_{TGP}}{R_{TGP} + R_{TGS}} \right)^2 \bullet \left(\frac{1}{1 + \frac{R_{T3}}{R_{GP}} + \frac{R_{T3}}{R_{RCV}}} - \frac{1}{1 + \frac{R_{N1}}{R_{N2}}} \right) \right) + \frac{1}{1 + \frac{R_{N1}}{R_{N2}}} \left(\frac{1}{R_{N2}} + \frac{R_{N2}}{R_{N2}} + \frac{R_{N3}}{R_{N2}} - \frac{1}{1 + \frac{R_{N1}}{R_{N2}}} \right) + \frac{1}{1 + \frac{R_{N3}}{R_{N2}}} \right) + \frac{1}{1 + \frac{R_{N3}}{R_{N2}}} \left(\frac{1}{R_{N2}} + \frac{R_{N3}}{R_{N2}} + \frac{1}{R_{N2}} + \frac{R_{N3}}{R_{N2}} + \frac{1}{R_{N3}} + \frac{R_{N3}}{R_{N3}} + \frac{1}{R_{N3}} + \frac{R_{N3}}{R_{N3}} + \frac{1}{R_{N3}} + \frac{R_{N3}}{R_{N3}} + \frac{1}{R_{N3}} + \frac{R_{N3}}{R_{N3}} + \frac{1}{R_{N3}} +$$

$$g_{tx} = \frac{Rx}{R_{T6}} \ \frac{1}{201.2} \ \frac{Z_{TG}}{Z_{T}}$$

$$g_{rcv} = \frac{7.86}{1 + \frac{R_{RCV}}{R_{T3}} + \frac{R_{RCV}}{R_{GP}}} \times \frac{1}{1 + \frac{Z_T}{Z_{T/R}}}$$

$$h_{bal} = 20log \left(\frac{Rx}{R_{HB}} - g_{tx} \times g_{rcv} \right)$$

where:

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

$$Z_{T/R} = R_1 + R_2 || C$$

RTGP =
$$8.06 \text{ k}\Omega$$

RTGS =
$$\frac{R_1}{R_2}$$
 RTGP

$$C_G = \frac{R_2^2}{R_{TGP}(R_1 + R_2)} \times C$$

and

$$C_NR_{N2} = \frac{2R_P}{3038} C_G R_{TGP}$$

$$R_{N1} = R_{N2} \left[\frac{3038}{2R_P} \left(\frac{R_{TGS}}{R_{TGP}} \right) - 1 \right]$$

The equations above do not include the blocking capacitors.

5-6401 (F).j

Applications (continued)

ac Design (continued)

Example 2: Complex Termination (First-Generation Codec) (continued)




Figure 17. Interface Circuit Using First-Generation Codec (±5 V Battery)




Figure 18. Interface Circuit Using First-Generation Codec (5 V Only Codec)

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

Power Derating

Operating temperature range, maximum current limit, maximum battery voltage, minimum dc loop, and protection resistor values will influence the overall thermal performance. This section shows the relevant design equations and considerations in evaluating the SLIC thermal performance.

Consider the L9219 SLIC in a 28-pin PLCC package. The still-air thermal resistance on a 2 layer board is 43 °C/W.

The SLIC will enter the thermal shutdown state at minimally 150 °C. The thermal shutdown design should ensure that the SLIC temperature does not reach 150 °C under normal operating conditions.

Assume a maximum ambient operating temperature of 85 °C, a maximum current limit of 25 mA (including tolerance), and a maximum battery of –52 V. Furthermore, assume a (worst case) minimum dc loop of 200 Ω , and that 50 Ω protection resistors are used at both tip and ring.

1. TTSD - TAMBIENT(max) = allowed thermal rise.

$$150 \, ^{\circ}\text{C} - 85 \, ^{\circ}\text{C} = 65 \, ^{\circ}\text{C}$$

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

2. Allowed thermal rise = package thermal impedance • SLIC power dissipation.

65 °C = 43 °C/W • SLIC power dissipation

SLIC power dissipation (PDISS) = 1.51 W

Thus, if the total power dissipated in the SLIC is less than 1.51 W, it will not enter the thermal shutdown state. Total SLIC power is calculated as:

Total PDISS = Maximum battery • Maximum current limit (including effects of accuracy) + SLIC quiescent power.

For the L9219, SLIC quiescent power (Po) is maximum at 0.158 W. Thus,

Total PDISS = (-52 V • [25 mA • 1.05]) + 0.158 W

Total PDISS = 1.365 W + 0.158 W

Total PDISS = 1.523 W

The power dissipated in the SLIC is the total power dissipation minus the power that is dissipated in the loop.

SLIC Poiss = Total power – Loop power

Loop power = $(I_{LIM})^2 \cdot (R_{dcloop} min + 2R_P)$

Loop power = $(25 \text{ mA} \cdot 1.05)^2 \cdot (200 \Omega + 100 \Omega)$

Loop power = 0.207 W

SLIC power = 1.523 W - 0.207 W = 1.28

SLIC power = 1.28 W < 1.51 W

Thus, in this example, the thermal design ensures that the SLIC will not enter the thermal shutdown state.

Pin-for-Pin Compatibility with L9217/L9218

The L9219 is an exact pin-for-pin replacement for the L9217/18. The one minor exception is L9219 has three logic control inputs: B0, B1, and B2. The L9218 has only two logic control inputs, B0 and B1. Pin 13 in L9218 is NC, so a connection between the controller and pin 13 will not affect L9218 operation. This allows an exact footprint match with L9219.

PCB Layout Information

Make the leads to BGND and VBAT as wide as possible for thermal and electrical reasons. Also, maximize the amount of PCB copper in the area of (and specifically on) the leads connected to this device for the lowest operating temperature.

When powering the device, ensure that no external potential creates a voltage on any pin of the device that exceeds the device ratings. In this application, some of

the conditions that cause such potentials during powerup are the following:


- 1. An inductor connected to PT and PR (this can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters).
- 2. Inductance in the VBAT lead (this could resonate with the VBAT filter capacitor to cause a destructive overvoltage).

This device is normally used on a circuit card that is subjected to hot plug-in, meaning the card is plugged into a biased backplane connector. In order to prevent damage to the IC, all ground connections must be applied before, and removed after, all other connections.

Outline Diagram

28-Pin PLCC

Dimensions are in millimeters.



NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

Ordering Information

Device	Package	Comcode
LUCL9219AAR-D	28-Pin PLCC (Dry Bag) Gain of 12	108558867
LUCL9219AAR-DT	28-Pin PLCC (Tape and Reel, Dry Bag) Gain of 12	108558875
LUCL9219GAR-D	28-Pin PLCC (Dry Bag) Gain of 2	108558800
LUCL9219GAR-DT	28-Pin PLCC (Tape and Reel, Dry Bag) Gain of 2	108558818



Legerity, Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.